

Fig. 1




Fig. 2




Fig. 3

λ M




Fig. 4




Fig. 5




Fig. 6




Fig. 7





Fig. 8






Fig. 9




Fig. 10





Fig. 11






Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20A





Fig. 20B








FIG. 21




2200

FIG. 22



2300

FIG. 23



-2402




FIG. 25

FIG. 24





FIG. 26

## SYNCHRONOUS HANDSHAKE PROTOCOL







FIG. 27






FIG. 28





FIG. 30









FIG. 31



(A) Reset Condition



(B) Normal Operation



(C) Stall Condition (Asynchronous Side Stalls)

FIG. 32




FIG. 33

FIG. 34

-3400








FIG. 35














-Si<sup>v</sup>











N-bit S2A CONVERTER




FIG. 47






FIG. 48











FIG. 51







## S2Q SAMPLER




FIG. 54




FIG. 55





FIG. 56 Message segmentation MAX\_LEN=4



Non-pipelined 3-word burst transfers





FIG. 57 Burst Transfer Protocol






FIG. 60






FIG. 61

## DECIMATE2\_1 of 1

Weak-condition output logic:



State Logic:



Acknowledge Logic:



FIG. 62

## A2S\_DDR\_DTU ≡

 $\bar{R}^0$ 




FIG. 63








FIG. 64




SLAVE\_S2A ==








## SLAVE\_FIXED\_BURST\_A2S ==









FIG. 68






Fig. 70




Fig. 70A




Fig. 71




Fig. 72




Fig. 73




Fig. 74




Fig. 75

Bits	Field	Usage
v_td[3:0]	SecondNode	Defines the second node of the path to test.
v_td[7:4]	Length	Defines the length of the transaction excluding the first word.
v_td[15:8]	Pattern	Defines the 8-bit data pattern used to fill up the transaction.
v_td[31:16]	RepeatCount	The number of times that the same transaction will be sent.
v_td[32:32]	Echo	Forces the BIST to echo the data on v_td, v_to and v_ttail back to the receiver v_rd, v_from and v_rtail respectively without running any test. This is used to test the connection between the scan register and the BIST circuit.
v_td[33:33]	WaitData	Forces the BIST to wait for a transaction before issuing another one.
v_td[35:34]	NotUsed	
v_to[3:0]	FirstNode	Defines the first destination node
v_ttail	Tail	End of transaction.

Fig. 76A

Bits	Field	Usage							
v_rd[3:0]	FirstNode	Will contain the first node id.							
v_rd[7:4]	Length	Length of the transaction.							
v_rd[15:8]	Pattern	8-bit data pattern used to fill up the							
		transaction.							
v_rd[31:16]	RepeatCount	Number of times that the same transaction as							
		been sent until an error was encountered.							
v_rd[32:32]	Echo	Indicates that the transaction was echoed.							
v_rd[33:33]	Pass	Indicates if the test has been executed							
		successfully or not.							
v_rd[35:34]	NotUsed								
v_from[3:0]	FirstNode	Defines the first destination node							
v_rtail	Tail	End of transaction.							

Fig. 76B

72	64	63	56	55	48	47	40	39	32	31	24	23	16	15	. 8	7	0	
2	_ X X		X		X	X		X		X			X		X		nextnode	
pat	pattern		pattern		tern	pattern		pattern		pattern		pa	pattern		pattern		pattern	
pat	tern	pat	tern	pat	tern	pattern p		patte	pattern		pattern		pattern		pattern		pattern	
													<u> </u>		···			
pat	tern	pat	pattern pattern pattern		ern	patte	pattern pattern			pa	ttern	pa	ttern	pattern				

Fig. 76C




Fig. 77

